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ABSTRACT
A widely-used quantum programming paradigm comprises of both
the data ow and control ow. Existing quantum hardware cannot
well support the control ow, signicantly limiting the range of
quantum soware executable on the hardware. By analyzing the
constraints in the control microarchitecture, we found that exist-
ing quantum assembly languages are either too high-level or too
restricted to support comprehensive ow control on the hardware.
Also, as observed with the quantum microinstruction set MIS [1],
the quantum instruction set architecture (QISA) design may suer
from limited scalability and exibility because of microarchitectural
constraints. It is an open challenge to design a scalable and exible
QISA which provides a comprehensive abstraction of the quantum
hardware.
In this paper, we propose an executable QISA, called eQASM,
that can be translated from quantum assembly language (QASM),
supports comprehensive quantum program ow control, and is ex-
ecuted on a quantum control microarchitecture. With ecient tim-
ing specication, single-operation-multiple-qubit execution, and
a very-long-instruction-word architecture, eQASM presents bet-
ter scalability than MIS. e denition of eQASM focuses on
the assembly level to be expressive. antum operations are con-
gured at compile time instead of being dened at QISA design
time. We instantiate eQASM into a 32-bit instruction set targeting a
seven-qubit superconducting quantum processor. We validate our
design by performing several experiments on a two-qubit quantum
processor.
1 INTRODUCTION
antum computing is promising with the potential to accelerate
solving some problems which are ineciently solved by classical
computers, such as quantum chemistry simulation [2, 3]. A near-
term goal is to develop a fully programmable quantum computer
based on the circuit model with Noisy Intermediate-Scale antum
(NISQ) technology [4] without quantum error correction [5]. To
this end, a viable way for both quantum soware and hardware
is to support the widely-used “quantum data, classical control”
programming paradigm [6]. In this paradigm, the data ow is
the state evolution subject to a sequence of classical or quantum
operations, and the control ow is the order of operations that are
executed, which could be directed by qubit measurement results.
It is embodied in a wide range of quantum applications, including
active qubit reset [7], teleportation [8], non-deterministic quantum
gate decomposition [9], iterative quantum phase estimation [10],
etc.
ough high-level quantum soware can support this paradigm
well, current quantum hardware cannot because of limited exe-
cutability of existing low-level quantum assembly languages. As-
sembly languages are introduced as human-readable representa-
tion of the interface to hardware (or machine code). But exist-
ing quantum assembly languages either incorporate too high-level
constructs to be directly implemented by a microarchitecture (in-
cluding QASM-HL [11], il [12], f-QASM [13], etc.), or are too
restricted to provide a comprehensive abstraction of the quantum
hardware which can support the required ow control (including
OpenQASM [14], MIS [1], etc.). is fact signicantly limits the
range of quantum soware which can be executed by the hardware.
Required is a scalable and exible interface which can be ex-
ecuted by the hardware to support the “quantum data, classical
control” programming paradigm. Considering the constraints in
microarchitecture implementation, designing such an interface is
challenged by the diculty of (1) providing a comprehensive ab-
straction of the quantum hardware [15] and (2) making the quantum
instruction set architecture (QISA) scalable and exible.
1.1 Comprehensive Abstraction Challenge
Existing quantum soware, including quantum programming lan-
guages [16], compilers [11, 17, 18], and quantum assembly lan-
guages [11–14], can well describe both the data ow and the con-
trol ow. e basic constructs of control ow include procedure,
selection, loop, and recursion [6, 16]. Among them, selection and
loop may use feedback based on qubit measurement results to select
which instructions to execute in the following. However, existing
programmable quantum hardware mostly focuses on supporting
the data ow. ey cannot well support the control ow because
they lack programmable feedback with sucient exibility [19–21]
(though feedback has been demonstrated with customized hard-
ware in multiple experiments [7, 22–24]).
e diculty of supporting programmable feedback in the hard-
ware roots in the strict requirements on the electrical signals (e.g.,
precise parameters and timing) used to control qubits. To satisfy
these requirements, a three-step procedure is usually used: (i) den-
ing waveforms in digital format that are long enough to include
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all operations of the quantum application, (ii) uploading the digi-
tal waveforms to arbitrary waveform generators (AWG), and (iii)
converting these digital waveforms into analog ones at runtime by
the AWGs. Because of the computational complexity and commu-
nication latency, step (i) and (ii) are performed at static time. e
fact that waveforms are determined at static time makes runtime
feedback almost impossible.
Using digital waveforms only as the interface to quantum hard-
ware is cumbersome and presents poor scalability and exibility. To
address this issue, our previous work [1] proposed the quantum con-
trol microarchitecture MA, which implements the instruction-
based waveform generation as an alternative. In this method, a set
of short pulses in place of long waveforms are uploaded to AWGs,
with each pulse representing a quantum operation. By executing
instructions in the quantum microinstruction set MIS, desired
pulses are selected and triggered at runtime, which in principle
provides the foundation for runtime feedback. However, the timing
of executing instructions is decoupled from that of pulse genera-
tion by a set of FIFOs [1]. As a consequence, a classical instruction
that uses a qubit measurement result may start execution before
the expected result is ready, or read another result when there are
multiple instructions measuring the same qubit, which can lead to
a wrong execution result. Hence, it is a challenge to design a mech-
anism that can correctly implement runtime feedback to support
comprehensive quantum program ow control.
1.2 Scalability & Flexibility Challenges
A scalability issue in QISA design was rst observed with MIS,
which was implemented by the control microarchitecture MA.
Because quantum operations of a quantum application are applied
on qubits with particular timing, quantum instructions should be
fetched from the instruction memory and processed in time to
ensure the described operations can be applied with the correct
timing. Since every instruction can only encode a limited number of
quantum operations, it would require a minimum number (Rreq) of
instructions to be issued and processed per cycle for this application.
However, the microarchitecture can only issue a limited number
(Rallowed) of instructions per cycle given a limited instruction issue
rate. As the number of qubits grows, Rreq in general increases.
When Rreq > Rallowed, the microarchitecture cannot execute the
quantum program correctly. We call this problem the quantum
operation issue rate problem [1, 25, 26]. e low instruction infor-
mation density of MIS contributes to a large Rreq, exaggerating
this problem. A MIS program has a relatively low instruction
information density because (1) an explicit waiting instruction is
required to separate any two consecutive timing points; (2) each
target qubit of a quantum operation occupies a eld in the instruc-
tion, making the instruction width a limitation for the number of
target qubits in a single instruction; (3) two parallel and dierent
operations cannot be combined into a single instruction. e low
instruction information density of MIS contributes to a large
Rreq. In our previous experiments, we found that the boundary
condition Rreq ≤ Rallowed cannot be satised for some applications
with only two qubits. Hence, how to design a QISA with a high
instruction information density forms a scalability challenge.
ough being able to provide exibility in directing the program
ow control at runtime, some QISA design suers from no quantum
semantics. For example, instructions of MIS and the Raytheon
BBN APS2 instruction set [27] are low level and tightly bound to
the electronic hardware implementation to ensure the executability.
Compared to existing quantum assembly languages, these instruc-
tions are microinstructions without explicit quantum semantics.
us, they do not qualify as a QISA, and it is another challenge to
design an executable QISA with exible quantum semantics.
1.3 Contributions
In this paper, we propose an executable QISA based on QASM,
named executable QASM (eQASM). eQASM can be generated by the
compiler backend from a higher-level representation, like cQASM [28].
eQASM contains both quantum instructions and auxiliary classical
instructions to support quantum program ow control. eQASM
supports a set of discrete quantum operations to enable a microar-
chitecture implementation. e contributions of the paper are the
following:
• Comprehensive quantum control ow: eQASM proposes
two kinds of feedback with required microarchitectural mecha-
nisms to implement them: fast conditional execution for simple
but fast feedback, and comprehensive feedback control (CFC) for
arbitrary user-denable feedback. Based on this, eQASM can
support comprehensive program ow control required by the
“quantum data, classical control” paradigm, and signicantly
broadens the range of quantum applications executable on hard-
ware;
• Operational implementation: eQASM is a QISA framework
with the denition focusing on the assembly level and the basic
rules of mapping assembly to binary. It requires customized
instantiation for the binary format targeting a particular plat-
form, which allows the pursuit of exibility and practicability in
microarchitecture implementation;
• Increased instruction information density: eQASM adopts
Single-Operation-Multiple-bit (SOMQ) execution, a Very-Long-
Instruction-Word (VLIW) architecture and a more ecient method
for explicit timing specication, which can considerably alleviate
the quantum operation issue rate problem when compared to
MIS;
• Congurable QISA at compile time: As opposed to the clas-
sical instruction set architecture (ISA) whose operations are de-
ned at ISA design time, eQASM enables the programmer to
congure allowed quantum operations at compile time, leaving
ample space for compiler-based optimization.
We instantiate eQASM into a 32-bit instruction set targeting a
seven-qubit superconducting quantum processor and implement it
using a control microarchitecture derived from MA as proposed
in [1]. We validated eQASM by performing several experiments
over a two-qubit superconducting quantum processor using the
implemented microarchitecture.
is paper is organized as follows. Section 2 introduces the het-
erogeneous quantum programming model adopted by eQASM and
an overview of eQASM. e quantum instructions of eQASM with
related mechanisms are explained in Section 3. Section 4 describes
2
Fig. 1. Heterogeneous quantum programming and compila-
tion model.
the instantiation of eQASM targeting a seven-qubit quantum proces-
sor as well as its microarchitecture and implementation. Section 5
shows the experiments, and Section 6 concludes.
2 EQASM OVERVIEW
To our understanding, it is viable to integrate quantum computing
in a similar way as a GPU or an FPGA in a heterogeneous architec-
ture. e quantum part can be seen as an accelerator for particular
classically-hard tasks. is section introduces the eQASM program-
ming and compilation model, the design guidelines for eQASM, the
architectural state, and an overview of instructions of eQASM.
2.1 Programming and Compilation Model
To take advantage of both classical computing and quantum com-
puting, eQASM is dened based on OpenCL [29], which is an open
industry standard for classical heterogeneous parallel computing.
e programming and compilation model of eQASM is shown in
Fig. 1.
A quantum-classical hybrid program contains a host program
and one or more quantum kernels with the quantum kernel(s)
accelerating particular parts of the computation. e host program
is described using a classical programming language, such as Python
or C++, and the quantum kernels are described using a quantum
programming language, such as Scaold [30] or Q# [31]. A hybrid
compilation infrastructure compiles the host program into classical
code using a conventional compiler such as GCC, which is later
executed by the classical host CPU.
e quantum compiler, such as OpenQL [1], compiles the quan-
tum kernels in two steps. First, quantum kernels are compiled into
QASM, or a similar format mathematically equivalent to the cir-
cuit model. is format is hardware independent, which enables
high-level optimizations and can be ported across dierent plat-
forms. Most of the hardware constraints are taken into account in
the second step, where the compiler performs qubit mapping and
scheduling, and low-level optimization. e output is the analog
pulse conguration for physical operations [32], the microcode
dening QISA-level operations using the pulse-dened physical
operations, and the quantum code consisting of eQASM instruc-
tions. e quantum code contains quantum instructions as well as
auxiliary classical instructions to support comprehensive quantum
program ow control including runtime feedback [6, 16]. Aer the
host CPU has loaded the quantum code, microcode, and pulses into
the quantum processor, the quantum code can be directly executed.
In the rest of this paper, we focus on the quantum processor, i.e., the
microarchitecture in charge of controlling qubits. e interaction
between the classical processor and the quantum processor is a
research topic outside the scope of this paper.
2.2 Design Guidelines
e core requirement of eQASM is being executable on real hard-
ware but not bound to a particular electronic control setup. e
design of eQASM focuses on providing an comprehensive abstrac-
tion at the architecture level which can support the “quantum
data, classical control” programming paradigm as well as some
quantum experiments such as measuring the relaxation time of
qubits (T1 experiment). Also, because some experiments and radical
compiler-based optimization techniques such as quantum optimal
control [33, 34] may use uncalibrated or uncommon quantum oper-
ations, eQASM should support the usage of user-dened quantum
operations. In stark contrast to classical computation where time
is irrelevant to correctness, timing plays a key role in the control
over qubits, i.e., in the execution of algorithms and experiments.
To ensure repeatability of quantum algorithms and experiments
and reduce the risk of bug xes or updates in soware or hardware
where timing is critical, timing of operations can be exposed at the
architectural level as suggested by [35]. e design of eQASM is
guided by ve main principles:
(1) eQASM should include classical instructions to support com-
prehensive quantum program ow control including runtime
feedback;
(2) eQASM should contain well-dened methods to specify the
timing of quantum operations;
(3) eQASM should be simple to allow a straightforward microar-
chitecture implementation;
(4) Low-level hardware information should be abstracted away
from the eQASM assembly as much as possible to avoid eQASM
being stuck to a particular hardware implementation;
(5) e quantum operation issue rate is a potential boleneck of
the quantum microarchitecture, and should be addressed, e.g.,
by densely encoding the instructions such as done with SIMD
and VLIW for classical architectures;
(6) eQASM should be exible to allow dierent quantum operations
via conguration.
2.3 Architectural State
As shown in Fig. 2, the architectural state of the quantum processor
includes:
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Fig. 2. Architectural state of eQASM. Arrows indicates the
possible information ow. e thick arrows represent quan-
tum operations, which read information from the modules
passed through.
2.3.1 Data Memory. e data memory can buer intermedi-
ate computation results and serve as the communication channel
between the host CPU and the quantum processor.
2.3.2 Instruction Memory & Program Counter. e eQASM in-
structions are stored in the instruction memory, and the Program
Counter (PC) contains the address of the next eQASM instruction
to fetch. eQASM does not dene an instruction memory size or a
memory hierarchy.
2.3.3 General Purpose Registers. e general purpose register
(GPR) le is a set of 32-bit registers, labeled as Ri, where i is the
register address.
2.3.4 Comparison Flags. e comparison ags store the com-
parison result of two general purpose registers which are used by
comparison and branch related instructions (see Table 1).
2.3.5 antum Operation Target Registers. Each quantum op-
eration target register can be used as an operand of a quantum
operation. Since most quantum technologies support physical oper-
ations applied on up to two qubits, there are two types of quantum
operation target registers: single-qubit target registers for single-
qubit operations [including measurement (MEASZ)], and two-qubit
target registers for two-qubit operations.
Each single- (two-)qubit target register can store the physical
addresses of a set of qubits (allowed qubit pairs). An allowed qubit
pair is a pair of qubits on which we can directly apply a physical
two-qubit gate. A single- (two-)qubit target register is labelled as
Si (Ti), with i being the register address. eQASM does not dene
the format of target registers (see Section 3.3 for a discussion).
2.3.6 Timing and Eventeues. To support explicit timing spec-
ication of quantum operations, eQASM adopts a queue-based
timing control scheme [1]. e timing and event queues are used to
buer timing points and operations generated from the execution
of quantum instructions (see Section 3.1). Together with the qubit
measurement result registers, it separates the processor into two
timing domains, the deterministic one and the non-deterministic
one.
2.3.7 bit Measurement Result Registers. Each qubit measure-
ment result register is 1-bit wide, and stores the result of the last
nished measurement instruction on the corresponding qubit when
it is valid (see Section 3.6). It is labeled as Qi, where i is the physical
address of the qubit.
2.3.8 Execution Flag Registers. Sometimes, the execution of a
quantum operation depends on a simple combination of previous
measurement results of this qubit [7, 22]. To this end, each qubit is
associated with an execution ag register, which contains multiple
ags derived automatically by the microarchitecture from the last
measurement results of this qubit. e execution ag register le
is used for fast conditional execution (see Section 3.5).
2.3.9 antum Register. e quantum register is the collection
of all physical qubits inside the quantum processor. Each qubit is
assigned a unique index, known as the physical address. Since data
in qubits can be superposed, eQASM does not allow direct access
to the quantum data at the instruction level. Instead, users can
measure qubits using measurement instructions and later access
the results in the qubit measurement result registers.
2.4 Instruction Overview
antum technology is evolving rapidly and is still far away from a
stable state. To avoid the format of eQASM being stuck to a specic
quantum technology implementation with particular properties, the
denition of eQASM focuses on the assembly level and introduces
basic rules of mapping the assembly code to binary instructions.
e binary format is dened during the instantiation of eQASM
targeting a concrete control electronic setup and quantum chip. is
fact enables the eQASM assembly to be expressive while leaving
considerable freedom to the (micro)architecture designer to pursue
microarchitectural practicability and performance.
An eQASM program can consist of interleaved quantum in-
structions and auxiliary classical instructions. An overview of
the eQASM instructions is shown in Table 1. Since the host CPU
can provide classical computation power, auxiliary classical instruc-
tions are simple instructions to support the execution of quantum
instructions. Complex instructions (e.g., oating-point instructions)
are not included. e top part of Table 1 contains the auxiliary clas-
sical instructions. ere are four types: control, data transfer, logical,
and arithmetic instructions. ese are all scalar instructions. e
function sign ext(Imm, 32) sign extends the immediate value Imm
to 32 bits. e operator :: concatenates the two bit strings. e CMP
instruction sets all comparison ags based on the comparison result
of GPR Rs and Rt. e BR instruction changes the PC to PC + Offset
if the specied comparison ag is ‘1’. To enable arithmetic or logical
operations on the comparison result, the FBR instruction fetches the
specied comparison ag into GPR Rd. e FMR instruction supports
comprehensive feedback control and is explained in Section 3.6.
e boom part of Table 1 contains the quantum instructions.
ere are three types of instructions:
• Waiting instructions used to specify timing points (QWAIT, QWAITR),
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Table 1. Overview of eQASM instructions.
Type Syntax Description
Control CMP Rs, Rt CoMPare GPR Rs and Rt and store the result into the comparison ags.
BR <Comp. Flag>, Offset (BRanch) Jump to PC + Offset if the specied comparison ag is ‘1’.
Data Transfer
FBR <Comp. Flag>, Rd (Fetch Branch Register) Fetch the specied comparison ag into GPR Rd.
LDI Rd, Imm (LoaD Immediate) Rd = sign ext(Imm[19..0], 32).
LDUI Rd, Imm, Rs (LoaD Unsigned Immediate) Rd = Imm[14..0]::Rs[16..0].
LD Rd, Rt(Imm) (LoaD from memory) Load data from memory address Rt + Imm into GPR Rd.
ST Rs, Rt(Imm) (STore to memory) Store the value of GPR Rs in memory address Rt + Imm.
FMR Rd, Qi
(Fetch Measurement Result) Fetch the result of the last measurement instruction on qubit
i into GPR Rd.
Logical AND/OR/XOR Rd, Rs, Rt
NOT Rd, Rt
Logical and, or, exclusive or, not.
Arithmetic ADD/SUB Rd, Rs, Rt Addition and subtraction.
Waiting QWAIT Imm
QWAITR Rs
(Quantum WAIT Immediate/Register) Specify a timing point by waiting for the
number of cycles indicated by the immediate value Imm or the value of GPR Rs.
Target Specify SMIS Sd, <Qubit List>
SMIT Td, <Qubit Pair List>
(Set Mask Immediate for Single-/Two-qubit operations) Update the single- (two-)qubit
operation target register Sd (Td).
Q. Bundle [PI,] Q_Op [| Q_Op]* Applying operations on qubits aer waiting for a small number of cycles indicated by PI.
• antum operation target register seing instructions (SMIS,
SMIT), and
• antum bundle instructions, which consist of the specication
of a small waiting time and multiple quantum operations.
ese quantum instructions have several features based on the
following four observations:
 Many quantum experiments, such as the T1 experiment, require
changing the timing of operations explicitly. Also, the timing
of operations can signicantly impact the delity of the nal
result as quantum errors accumulate during computation (see
Section 5). In the NISQ era, quantum errors accumulate as the
computation is going on. As a consequence, the timing of opera-
tions has a signicant impact on the delity of the nal compu-
tation result (see Section 5). eQASM can explicitly specify the
timing of quantum operations to support quantum experiments
and compiler-based timing optimization. is enables the pro-
grammer to schedule and time the quantum operations to achieve
higher delity. e timing model is explained in Section 3.1.
 Dierent quantum experiments or algorithms may require a
dierent set of physical quantum operations. To allow using
dierent sets of quantum operations, quantum operations are
specied by programmers at compile time via conguration (see
Section 3.2) instead of being dened at QISA design time. is
exibility reserves ample space for compiler-based optimization.
Only single- and two-qubit operations are allowed, and more-
qubit operations should be decomposed into single- and two-
qubit operations by the compiler [17, 36–39].
 To alleviate the quantum operation issue rate problem, we can
reduce the required instruction issue rate Rreq by increasing the
instruction information density at the architecture level, and/or
increase the available instruction issue rate Rallowed at the mi-
croarchitecture level. At the architecture level, eQASM reduces
Rreq by adopting SOMQ execution, which supports applying a
single quantum operation on multiple qubits (Section 3.3), and a
VLIW architecture, which can combine multiple dierent quan-
tum operations into a quantum bundle (Section 3.4). eQASM
adopts the VLIW design because the microarchitecture imple-
mentation can be much simpler compared to a superscalar de-
sign. e tradeo is that the compiler needs to perform more
scheduling over the instructions as suggested by [40]. e mi-
croarchitecture can also introduce multiple-issue mechanisms as
classical superscalar processors to increase Rallowed, which is out
of the scope of this paper focusing on the architecture design.
 Two kinds of feedback are supported. Fast conditional execution
performs a Go/No-go decision for every single-qubit operation
based on a execution ag of the target qubit (see Section 3.5).
To be more exible, CFC allows programmers to dene arbi-
trary feedback by redirecting the program ow based on the
measurement results (see Section 3.6).
3 ARCHITECTURE
In this section, we construct the assembly syntax of quantum oper-
ations by introducing the aforementioned mechanisms.
3.1 Timing Model
3.1.1 eue-based Timing Control. eQASM adopts the queue-
based timing control scheme proposed in [1] since it can support
explicit timing specication. We briey introduce this scheme and
refer readers to the original paper for a detailed discussion.
In the queue-based timing control scheme, the execution of quan-
tum instructions can be divided into a reserve phase in the non-
deterministic timing domain and a trigger phase in the deterministic
timing domain. A timeline is constructed by the reserve phase and
consumed by the trigger phase: the result of executing quantum in-
structions in the reserve phase is consecutively creating new timing
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points on the timeline and associating events to them; the deter-
ministic timing domain maintains a timer, and triggers all quantum
operations associated with the timing point on the timeline that it
reaches. Auxiliary classical instructions and mask seing instruc-
tions are not directly associated with timing points. e trigger
phase is handled by the microarchitecture; we introduce the reserve
phase in the following.
3.1.2 Timeline Construction. antum instructions fetched from
the instruction memory form a quantum instruction stream. In-
structions in the stream are executed in order; this constructs a
timeline by generating consecutive timing points and assigning
operations to them.
If the fetched instruction is a waiting instruction, QWAIT Imm or
QWAITR Rs, a new timing point in the timeline is generated. e
position of the new timing point is determined by the specication
of the interval since the last generated timing point. e interval
length comes from the immediate value Imm or GPR Rs. e rst
timing point of the timeline can be set by a dedicated instruction,
or by an external trigger to the microarchitecture. Both waiting
instructions use the unit cycle for the interval length.
If the fetched instruction is a quantum bundle instruction, the
quantum operation(s) specied in the bundle instruction is asso-
ciated with the last generated timing point. If multiple quantum
operations are associated to the same timing point, these quantum
operations will all start execution at that same timing point.
Based on our observation over some testbenches (see Section 4.4),
short intervals between timing points are a common case. To im-
prove the quantum operation issue rate, eQASM allows merging a
QWAIT PI instruction followed by a quantum operation <Quantum
Operation>
QWAIT PI
<Quantum Operation>
into a single instruction
[PI,] <Quantum Operation>.
Square brackets [. . .] indicate that the content inside is optional. PI
is short for pre interval, which species a short interval between
last generated timing point and the one when the operations in
this instruction are to be triggered. It defaults to 1 if not specied.
Value 0 is acceptable to both the PI and the waiting instructions,
which means that the following timing point is identical to the last
timing point.
3.1.3 Example. Assuming the durations of quantum operations
Q_OP0, Q_OP1, Q_OP2, and Q_OP3 all equal one-cycle time, the following
code triggers these four operations back-to-back. 
1 LDI r0 , 1 # r0 <- 1
2 Q_OP0
3 Q_OP1 # Default PI = 1
4 QWAITR r0 # Register -valued waiting
5 0, Q_OP2
6 QWAIT 0 # Equivalent to NOP
7 1, Q_OP3 # Explicity PI = 1 
3.2 antum Operation Denition & Decoding
Depending on the qubit technology and the algorithm to run, dif-
ferent quantum operations can be used. eQASM does not dene a
xed set of quantum operations at QISA design time, such as {H ,
T , CNOT, · · · }. Instead, the available quantum operations can be
congured by the programmer at compile time.
Flexible quantum operation conguration is achieved through
the conguration of the assembler, the microcode unit and the
pulse generator of the microarchitecture: on the one hand, the
assembler is congured to translate a quantum operation, e.g., the
X gate, to the expected opcode, e.g., 0x01; on the other hand, the
microcode unit translates the quantum opcodes into the expected
microinstruction(s) using a microcode-based instruction decoding
scheme [41]. Each microinstruction represents one or more micro-
operations, which are nally converted into pulses by the pulse
generator with precise timing applying operations on qubits. e
assembler, the microcode unit, and the pulse generator should be
congured consistently at compile time.
3.3 Address Mechanism
A quantum operation applied on multiple qubits is a common case.
For example, quantum computation usually starts by preparing the
superposition state from initialized qubits, which requires applying
Hadamard gates on multiple qubits. eQASM uses SOMQ execution,
which can apply a single quantum operation on multiple qubits
at the same time. SOMQ is similar to classical single-instruction-
multiple-data (SIMD) execution [42], with the operation target
replaced by qubits. An instantiated eQASM can also be treated as
an implementation of the previously proposed Multi-SIMD(k,d)
architecture [40] but removing the assumption of SIMD regions
that in each region only a single quantum operation can be applied.
SOMQ is based on an indirect qubit addressing mechanism. e
SMIS or SMIT instruction rst denes a set of quantum operation
target(s) in a quantum operation target register. en a quantum
operation can use the target register as the operand:
<Operation Name> <Target Register>.
3.3.1 Address of Allowed bit Pairs. Since a two-qubit opera-
tion, such as a CNOT gate, can operate on its qubits dierently, two
qubits with dierent orders, i.e., (Qubit A,Qubit B) and (Qubit B,
Qubit A), are treated as dierent allowed qubit pairs. e term
quantum chip topology indicates the available qubits and allowed
qubit pairs of a quantum chip (see Fig. 6 for an example). e
quantum chip topology can be represented as a graph where each
available qubit can be denoted as a vertex, and an allowed qubit
pair as a directed edge. In the directed edge (Qubit A, Qubit B),
Qubit A is called the source qubit and Qubit B the target qubit of
the pair.
3.3.2 Translation from Assembly to Binary. Since the eciency
of encoding the qubit list (qubit pair list) may depend on the target
quantum chip topology, the designer can choose dierent binary
encoding schemes for dierent target quantum processors during
eQASM instantiation. In general, it is more ecient to put the
address pairs in the instruction for a highly-connected quantum
processor, while a mask format could be more ecient when the
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qubit connectivity is limited. For example, since at most two two-
qubit gates can be applied and each qubit can be addressed with
3 bits in a fully connected 5-qubit trapped ion processor [43], only
2 × 2 × 3 bits = 12 bits are required to specify the target of a two-
qubit gate. is is more ecient than a mask of 20 bits with each
bit in the mask indicating one of all 20 dierent allowed qubit pairs
selected or not. In contrast, a mask of 6 bits is more ecient for
the IBM QX2 [44], which also contains ve qubits but has only six
allowed qubit pairs.
3.3.3 Example. e following code sets the single-qubit target
register S7 to contain two qubits (0 and 1), and then applies an X
gate on both qubits simultaneously. 
1 SMIS S7 , {0, 1}
2 Y S7 
e following code sets the two-qubit target register T3 to contain
two pairs of qubits (1, 3) and (2, 4), and then applies a CNOT gate on
them. 
1 SMIT T3 , {(1, 3), (2, 4)}
2 CNOT T3 
3.4 Very Long Instruction Word
3.4.1 antum Bundle Format. Apart from SOMQ, dierent op-
erations are also allowed to be applied on dierent qubits in parallel.
eQASM can combine parallel quantum operations into a quantum
bundle in a VLIW format. We dene parallel quantum operations
as operations starting at the same timing point, regardless of the
duration of each operation. e format of a quantum bundle is:
[PI,] <Quantum Operation> [| <Quantum Operation>]*
e vertical bar | is used to separate dierent quantum operations
in the same bundle. e asterisk * means the item in square brackets
can repeat for n ≥ 0 times.
3.4.2 Translation from Assembly to Binary. In the assembly code,
an arbitrary number of quantum operations can be combined into
a single quantum bundle. However, a single instruction can ac-
commodate only a few quantum operations because of the limited
instruction width. e VLIW width of eQASM characterizes the
number of quantum operations that can be put in a single instruc-
tion word, which is dened during eQASM instantiation. Matching
this, a single quantum bundle can be broken into multiple quantum
bundle instructions with PI being 0. If the number of operations is
not a multiple of the VLIW width, quantum no-operations (QNOP)
ll up the last instruction. For example, given a VLIW width of 2,
the bundle
PI, X S5 | H S7 | CNOT T3
can be decomposed by the assembler to two consecutive quantum
bundle instructions
PI, X S5 | H S7
0, CNOT T3 | QNOP.
3.4.3 Example. In the code as shown in Fig. 3, the instruction
QWAIT 10000 initializes both qubits by idling them for 200 µs (as-
suming a cycle time of 20 ns). Line 6 applies a Y gate on both qubits
using SOMQ. Line 7 is a VLIW instruction, which applies an X90
and X gate on each qubit. In this paper, X90 (Y90) denotes the gate
rotating the quantum state along the x- (y-)axis by a pi/2 angle.
Xm90 (Ym90) denotes similar gates but with the rotation angle of
−pi/2. Line 8 measures both qubits using SOMQ. According to the
PI value, the Y gate happens immediately aer the initialization,
followed by the X90 and X gates 20 ns later and the measurement
40 ns later. e 1 µs waiting time (line 9) ensures no operations
happening during the measurement. 
1 SMIS S0, {0}
2 SMIS S2, {2}
3 SMIS S7, {0, 2}
4 ...
5 QWAIT 10000
6 0, Y S7
7 1, X90 S0 | X S2
8 1, MEASZ S7
9 QWAIT 50
10 ... 
Fig. 3. Part of the code for a two-qubit AllXY experiment,
which is used in validating eQASM in Section 5.
3.5 Fast Conditional Execution
Fast conditional execution allows executing or canceling a single-
qubit operation when the micro-operation is triggered. e decision
is made based on the value of a selected ag in the execution ag
register corresponding to the target qubit. e value of the exe-
cution ag is derived by the microarchitecture using predened
combinatorial logic from the last measurement results of the same
qubit. Once there returns a measurement result for a qubit, the
corresponding execution ags are updated automatically. If the
execution ag is ‘1’, then the operation executes; otherwise, it is
canceled. A selection signal is required for each micro-operation to
select which execution ag to use, which can be generated by the
microcode unit, or specied by an instruction eld [45]. Except for
the default execution ag that should always be ‘1’, which and how
many execution ags there are, should be dened during eQASM
instantiation (see Section 4.2 for an example).
Example. In one instantiation of eQASM, the quantum operation
C_X uses the execution ag which is ‘1’ if and only if (i) the last
measurement result of the qubit is |1〉. Figure 4 shows the code for
the active qubit reset experiment, where qubit 2 is put in an equal
superposition using an X90 gate aer initializing it in the |0〉 state
by idling it for 200 µs. Aer a measurement, a conditional C_X gate
is applied to reset the qubit. bit 2 is measured again to read out
the nal state for verication.
3.6 Comprehensive Feedback Control
CFC allows adjusting the program ow based on measurement
results of any qubits to enable arbitrary user-dened feedback. is
exibility comes at the cost of longer feedback latency. We propose
a three-step mechanism to implement CFC:
7
 
1 SMIS S2 , {2}
2 QWAIT 10000
3 X90 S2
4 MEASZ S2
5 QWAIT 50
6 C_X S2
7 MEASZ S2 
Fig. 4. eQASM program for active qubit reset. is experi-
mental result is shown in Section 5.
(1) A measurement instruction is applied on the condition qubit
i. At the moment that this measurement instruction is issued,
Qi is invalidated. At the moment the measurement result is
available, it is wrien in Qi. Qi turns back to valid if there are
no more pending measurement instructions on qubit i.
(2) e FMR Rd, Qi instruction fetches the value of the quantum
measurement result register Qi into GPR Rd. If Qi is invalid,
FMR should wait until Qi gets valid again. ereaer, the value
of Qi can be fetched into Rd. Qi remains valid until qubit i is
measured again.
(3) GPR Rd is then used in a BR instruction to select the program
ow to follow. Note, multiple FMR and BR instructions can be
combined to support more complex feedback logic.
Example. e eQASM program shown in Fig. 5 rst measures
qubit 1. If the measurement result is 1, a Y gate is applied on qubit
0, otherwise, an X gate is applied. 
1 SMIS S0 , {0}
2 SMIS S1 , {1}
3 LDI R0 , 1
4 MEASZ S1
5 QWAIT 30
6 FMR R1 , Q1 # fetch msmt result
7 CMP R1 , R0 # compare
8 BR EQ, eq_path # jump if R0 == R1
9 ne_path:
10 X S0 # happen if msmt result is 0
11 BR ALWAYS , next # this flag is always `1'
12 eq_path:
13 Y S0 # happen if msmt result is 1
14 next:
15 ... 
Fig. 5. eQASM program using CFC.
4 INSTANTIATION & IMPLEMENTATION
is section introduces an instantiation, microarchitecture, and
implementation of eQASM.
4.1 Target Superconductingantum Chip
e quantum chip topology of the target seven-qubit superconduct-
ing quantum chip is shown in Fig. 6. It is part of a two-dimensional
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Fig. 6. antum chip topology of the target seven-qubit su-
perconducting quantum chip. Numbers in red are the phys-
ical addresses of qubits. e numbers along the direct edges
are addresses of the allowed qubit pairs.
square laice as proposed in [46]. It can implement a distance-2 sur-
face code [47], which can detect one physical error. In this gure, a
vertex represents a qubit, and a directed edge represents an allowed
qubit pair. Numbers besides the vertex (edge) are the addresses
of qubits (allowed qubit pairs). For example, allowed qubit pair 0
has qubit 2 as the source qubit and qubit 0 as the target qubit. e
feedlines are used to measure the nearby coupled qubits. bit 0, 2,
3, 5, and 6 (1 and 4) are coupled to feedline 0 (1). Each feedline has
an input port and an output port. Besides, each qubit is connected
to a microwave port and a ux port, which are not shown in Fig. 6.
Operations supported by this quantum processor include mea-
surements, single-qubit x- or y-axis rotations, and a two-qubit
controlled-phase (CZ) gate. A typical gate time is 20 ns for single-
qubit gates and ∼ 40 ns for two-qubit gates. e duration of a
measurement is typically 300 ns - 1 µs. A cycle time of 20 ns is used
in this instantiation.
4.2 Instantiation Design Space Exploration
To determine a suitable eQASM instantiation conguration for the
target quantum processor [a single- (two-)qubit gate time of 1 (2)
cycle(s), and a measurement time of 15 cycles], we perform analy-
sis over three benchmarks using a quantum control architecture
simulator derived from the previously proposed QPDO [48]. Be-
cause substantial time is spent on calibrating qubits before running
applications with NISQ technology, the rst benchmark we select
is the widely-used calibration experiment randomized benchmark-
ing (RB) [49, 50], which might be limited by the high memory
consumption when the required waveform for control is plainly
stored in memory. Each qubit is subject to 4096 single-qubit Clif-
ford gates which have been decomposed into x and y rotations.
Because every gate happens immediately following the previous
one, randomized benchmarking cannot reveal timing paerns of
quantum operations in real quantum algorithms, where the par-
allelism is limited by two-qubit gates. Addressing this, we also
select two benchmarks from ScaCC [11] as the representatives
of small-scale quantum algorithms that might be executed with
NISQ technology: a parallel algorithm (Ising model using 7 qubits,
IM) which has < 1% two-qubit gates, and a relatively sequential
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Fig. 7. Number of instructions for various architecture con-
gurations for randomized benchmarking (RB), Isingmodel
(IM), and square root (SR).
algorithm (Grover’s algorithm to calculate the square root using
8 qubits, which is the minimum number of qubits required, SR),
which has ∼ 39% two-qubit gates. e evaluation metric is the total
number of instructions.
We investigate the impact of the VLIW width (w), three timing-
specication methods, and SOMQ on the number of instructions.
e three timing-specication methods include: the MIS fashion
(specifying every timing point using separate QWAIT instructions,
ts1); including QWAIT in the quantum bundle instruction at the place
of a quantum operation (ts2); and using PI with various bit widths
(wPI) to specify a small waiting time and using separate QWAIT in-
structions to specify longer waiting times (ts3). e simulation
results are shown in Fig. 7.
Cong 1 is (ts1, no PI, no SOMQ), and Cong 1 with w = 1 is
chosen as the baseline. By increasing w from 1 to 4, the number
of instructions can be reduced up to 62% (RB). Benchmarks with
substantial parallelism (RB and IM) benet more from a big w . e
instruction reduction in SR (∼ 8%) indicates that large w slightly
improves quantum applications with limited parallelism.
Cong 2 is (ts2, no PI, no SOMQ). A minimum w of 2 is required
by ts2 to distinguish it from ts1. Compared with Cong 1, by includ-
ing the QWAIT operation as part of a quantum bundle instruction,
Cong 2 can reduce the number of instructions by 20 - 33% (RB),
24 - 45% (IM), 43 - 50% (SR) by varying w from 2 to 4. SR benets
most because of two reasons. First, due to its sequential nature, it
has relatively more QWAIT instructions. Second, limited parallelism
in this algorithm leaves potential VLIW slots unused, which can be
lled by QWAIT instructions.
Cong 3/4/5/6 is (ts3, wPI = 1/2/3/4, no SOMQ). Cong 3 can
reduce the number of instructions by 13 - 33% for RB and 28 -
44% for IM with w varying from 1 to 4 compared with Cong 1.
Since the intervals between operations in RB and IM are mostly
close to 1, further increasing wPI up to 4 bits introduces marginal
1 6 5 13 7
0 opcode Sd Imm
SMIS Dst SReg Qubit Mask
1 6 5 4 16
0 opcode Td Imm
SMIT Dst TReg Qubit Pair Mask
1 6 5 20
0 opcode Imm
QWAIT Wait time
1 6 5 5 15
0 opcode Rs
QWAITR Src GPR
1 9 5 9 5 3
1 q opcode Si/Ti q opcode Si/Ti PI
quantum operation 0 quantum operation 1
Fig. 8. Format of the SMIS and SMIT (top two), QWAIT and QWAITR
(middle two), and quantum bundle (bottom) instruction.
benet. Cong 3 reduces the number of instructions of SR by
∼ 17% regardless of w . Further increasing wPI to 3 or 4 bits can
reduce the number of instructions of SR by up to 48%. Like SR,
quantum algorithms are scheduled to be executed in a time as short
as possible. is result of Cong 3-6 suggests that most of the
waiting time is short and can be encoded in a 3-bit PI eld. Note
that Cong 3/4/5 is also more benecial than Cong 2 when w = 1
or w = 2.
Cong 7/8/9/10 is (ts3, wPI = 1/2/3/4, SOMQ). Our analysis
assumes that the target registers can always provide the required
qubit (pair) list, and therefore shows the theoretical maximum
benet that can be obtained by SOMQ. Compared to Cong 3/4/5/6,
SOMQ can introduce a maximum reduction of 42% (Cong 8,w = 2)
in the number of instructions for RB, while it can only reduce at
most 4% instructions for SR (Cong 8, w = 1). Regardless of wPI,
SOMQ can help reduce the number of instructions of IM by ∼ 24,
19, 9, and 2% for dierent w . is fact suggests that SOMQ is
more eective for highly parallel applications, especially when
w is small. An application that would benet signicantly from
SOMQ is quantum error correction, which requires performing well-
paerned error syndrome measurements repeatedly presenting
high parallelism. As not shown in the gure, we also analyzed the
number of eective quantum operations in each quantum bundle
for Cong 9, which is 1.795, 2.296, and 3.144 for RB, 1.485, 1.622, and
1.623 for IM, and 1.118, 1.147, and 1.147 for SR withw varying from
2 to 4, respectively. It indicates that with the existence of SOMQ,
w > 2 is not highly required for many quantum applications (RB is
a special case with extreme parallelism).
As a result of the analysis, our eQASM instantiation adopts Con-
g 9 (ts3, wPI = 3, SOMQ) with w = 2. A width of 32 bits is used
by all instructions for the memory alignment. Two instruction
formats are used: the single format with the highest bit being ‘0’
and the bundle format with the highest bit being ‘1’. Single format
instructions use the other 31 bits to encode a single instruction, in-
cluding all auxiliary classical instructions, and SMIS, SMIT, QWAIT(R)
instructions. For brevity, we only present the format of quantum
instructions as shown in Fig. 8.
ere are 32 single- (two-)qubit target registers, and the target
register address width is 5 bits. e target registers use a mask
format. e mask is 7- (16-)bit wide in the single- (two-)qubit
target register. Each bit in the mask of the value ‘1’ indicates that
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Fig. 9. antummicroarchitecture implementing the instantiated eQASM for the seven-qubit superconducting quantum pro-
cessor.
the corresponding qubit (allowed qubit pair) is selected. In the
QWAIT(R) instruction, only the least signicant 20 bits of the Imm
eld or GPR Rs are used to specify the waiting time. In the quantum
bundle instruction, each quantum operation occupies 14 bits and
the q opcode is 9 bits.
4.3 Microarchitecture
MIS is implemented by the control microarchitecture MA
with codeword-based event control, queue-based event timing con-
trol and multi-level instruction decoding [1]. Adopting these three
mechanisms, we redesign a quantum control microarchitecture,
MA v2, implementing the instantiated eQASM as shown in
Fig. 9. It supports all features of eQASM. e classical pipeline
maintains the PC and implements the GPR le and the compar-
ison ags. e execution ag register is maintained by the fast
conditional execution module. e classical pipeline fetches and
processes instructions one by one from the instruction memory.
All auxiliary classical instructions are processed by the classical
pipeline while quantum instructions are forwarded to the quantum
pipeline for further processing.
e timestamp manager processes the QWAIT(R) instructions and
the PI eld to generate timing points. e quantum pipeline con-
tains a VLIW front end with two VLIW lanes, each lane processing
one quantum operation. e SMIS (SMIT) instructions update the
corresponding target registers in each VLIW lane. Inside each
VLIW lane, the q opcode is translated by the microcode unit into
one micro-operation (labeled as µ ops) for a single-qubit opera-
tion or two micro-operations (labeled as µ opsrc and µ optgt) for a
two-qubit operation. µ opsrc (µ optgt) will be applied on the source
(target) qubit of the target qubit pair. e conguration of the mi-
crocode unit is stored in the Q control store, which is implemented
using a lookup table. e target register Si (Ti) is read for a single-
(two-)qubit operation.
e quantum microinstruction buer resolves the mask-based
qubit address and associates the quantum operations to the last
generated timing point. It resolves the qubit address in two steps.
First, the mask stored in Si (Ti) is translated into seven two-bit
micro-operation selection signals OpSeli , where i = 0, 1, · · · , 6,
with each signal for one qubit. Table 2 lists the meaning of every
case of the micro-operation selection signal. For single-qubit op-
Table 2. Denition of the micro-operation selection signal.
Value Operation to Select Value Operation to Select
‘00’ None ‘10’ µ optgt
‘01’ µ opsrc ‘11’ µ ops
erations, OpSeli is set to ‘11’ (‘00’) if the i-th bit in the mask is ‘1’
(‘0’). For a two-qubit operation, OpSeli is set to ‘00’ if qubit i is not
contained in any selected allowed qubit pair. Otherwise, OpSeli
is ‘01’ (‘10’) if the target qubit pair contains qubit i as the source
(target) qubit. Take qubit 0 as an example. It is connected to edges
0, 1, 8, and 9. When edge 0 or 9 (1 or 8) is selected in the mask, qubit
0 is the target (source) qubit and should be applied with µ optgt
(µ opsrc). In other words, OpSel0 should be ‘10’ (‘01’), and can be
generated using a simple OR (_) logic:
OpSel0 = (Ti[0] _ Ti[9]) :: (Ti[1] _ Ti[8]).
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e assembler should check the validity of two-qubit target register
values. For example, it is invalid if two edges connecting to the
same qubit are selected in the same T register.
Second, based on OpSeli , either none or one micro-operation is
output for qubit i . is step is fully parallel.
e operation combination module also works in a two-step
fashion. First, since each VLIW lane outputs none or one micro-
operation for each qubit, the operation combination module merges
both micro-operations from both VLIW lanes. If both VLIW lanes
output one micro-operation on the same qubit, an error is raised,
and the quantum processor stops. Second, as explained in Sec-
tion 3.4, a long quantum bundle requires multiple quantum bundle
instructions to describe it. e operation combination module
buers all micro-operations associated with the same timing point.
Only when it detects that all quantum operations in the same quan-
tum bundle have been collected, the operation combination module
sends the buered micro-operations to the device event distributor.
is detection can be done, e.g., by recognizing a new timing point
generated by the timestamp manager which is dierent to the one
associated to the buered micro-operations. Also, if two dierent
quantum bundle instructions specify a quantum operation on the
same qubit, an error is raised, and the quantum processor stops.
As shown in Section 4.4, operating a qubit may require the
collaboration of multiple electronic devices in the analog-digital-
interface, and a single device may also control multiple qubits.
Hence, the micro-operations should be reorganized into device
operations to trigger the corresponding devices. e device event
distributor reorganizes multiple micro-operations associated with
the same timing label into dierent device operations. Aer that,
each device operation with the associated timing label is buered
at an event queue of the timing control unit awaiting execution.
e timing controller then triggers every device operation at its
expected timing point.
Aer the device operations have been triggered by the timing
controller, fast conditional execution is performed based on the
selected execution ags of the target qubits. e execution ag
selection signal comes from the microcode unit congured by the
programmer. Only device operations for qubits of which the se-
lected execution ag is ‘1’ are released to the analog-digital inter-
face (ADI). In this eQASM instantiation, four types of combinatorial
logic are used to dene the execution ags:
(1) ‘1’ (the default for unconditional execution);
(2) ‘1’ i the last nished measurement result is |1〉;
(3) ‘1’ i the last nished measurement result is |0〉;
(4) ‘1’ i the last two nished measurements get the same result.
Note, the last nished measurement result refers to the result of the
last nished measurement instruction on this qubit when these ags
are used. It is irrelevant to the validity of the quantum measurement
result register. Once there returns a measurement result for a qubit
from the analog-digital interface, the fast conditional execution
unit immediately update the execution ags corresponding to that
qubit.
To support CFC, a counter Ci is aached to each qubit measure-
ment result register Qi, with an initial value of 0. Once a mea-
surement instruction acting on qubit i is issued from the classical
Fig. 10. Hardware structure implementing the instantiated
eQASM for the seven-qubit superconducting quantum pro-
cessor. in (thick) lines represent digital (analog) signals.
pipeline to the quantum pipeline, Ci increments by 1. If the mea-
surement discrimination unit writes back a measurement result for
qubit i , Ci decrements by 1. Qi is valid only when Ci is 0. If Ci is not
0 when the instruction FMR Rd, Qi is issued, the pipeline is stalled
until Ci is 0. In this way, it is ensured that the instruction FMR Rd,
Qi always fetches the result of the last measurement instruction
acting on qubit i .
4.4 Implementation
e hardware structure implementing the microarchitecture (Fig. 10)
consists of a Central Controller responsible for orchestrating three
modules containing slave devices for microwave control, ux con-
trol, and measurement.
e Central Controller is a digital device built with an Intel Altera
Cyclone V SOC 5CSTFD6D5F31I7N Field Programmable Gate Array
(FPGA) chip. e Central Controller implements the digital part
of the microarchitecture (le to the ADI in Fig. 9). e timing
controller and fast conditional execution module work at 50 MHz
to get a cycle time of 20 ns. e other parts work at 100 MHz.
Single-qubit x and y rotations are performed by applying mi-
crowave pulses to the qubits. e pulses are generated by Zurich In-
struments High Density Arbitrary Waveform Generators (HDAWG)
and modulated using a Rohde & Schwarz (R&S) SGS100A microwave
source. A custom-built vector switch matrix (VSM) is responsible
for duplicating and routing the pulses to the respective qubits as
well as tailoring the waveforms to the individual qubits [51] using
a qubit-frequency reuse scheme that allows for ecient scaling of
the microwave control module [46].
Flux pulses that implement two-qubit CZ gates and single-qubit
z rotations are performed by applying pulses generated by an
HDAWG on the dedicated ux lines for each qubit.
e measurement discrimination unit is implemented using two
Zurich Instruments Ultra-High-Frequency antum Controllers
(UHFQC) connected to the two feedlines shown in Fig. 6. e
UHFQC has two analog outputs that can be used to generate the
measurement pulses and two analog inputs to sample the trans-
mied signals from which the UHFQC can infer the measurement
result. e measurement pulses going to (coming from) the qubits
11
are modulated (demodulated) using a single R&S SGS100A. All
analog ports operate at 1.8 GSa/s allowing for simultaneous mea-
surement of up to 9 qubits per feedline using frequency multiplexing
techniques [52].
e Central Controller connects to the UHFQCs and HDAWGs
via a 32-bit digital interface working at 50 MHz. Since measurement
results are sent from the UHFQC to the Central Controller, 16 bits of
the connection are sent from the Central Controller to the UHFQC
and the other 16 bits the other way around. All operations on
UHFQCs and HDAWGs are codeword triggered. e routing of
microwave pulses by the VSM is controlled through seven digital
signals with a sampling rate of 400 MSa/s.
5 EXPERIMENT
Since the target seven-qubit quantum chip is still under test at the
time of writing, we replaced the quantum chip of this microarchi-
tecture with a two-qubit superconducting quantum processor to
validate the eQASM design. e two qubits are interconnected and
coupled to a single feedline. A conguration le is used to specify
the quantum chip topology with the two qubits renamed as qubit
0 and 2. It is used by the quantum compiler and the assembler.
eQASM programs used to perform the experiments as described be-
low are all compiled from OpenQL descriptions with corresponding
quantum operation conguration.
We rst used eQASM to perform some single-qubit calibration
experiments which utilize uncalibrated operations. For example,
the Rabi oscillation [53] applies an x-rotation pulse on the qubit
aer initialization and then measures it. A sequence of xed-length
x-rotation pulses with variable amplitudes are used. Each pulse in
the sequence is uploaded to the codeword triggered pulse genera-
tion unit of the microarchitecture and congured to be an opera-
tion X_Amp_i in eQASM. As a result, this experiment calibrated the
amplitude of the X gate pulse. Together with other experiments,
the delity of single-qubit quantum operations used later reached
99.90% as measured in the following RB experiment. It is worth
mentioning that we observed considerable speedup in performing
these experiments with the eQASM control paradigm in practice.
eQASM is then congured to include single-qubit gates {I ,X ,
Y ,X90,Y90,Xm90,Ym90} and a two-qubit CZ gate for the following
experiments. e AllXY experiment is typically used to calibrate
single-qubit gates. In AllXY, pairs of single-qubit gates are chosen
from the set {I ,X ,Y ,X90,Y90} and applied in such a way that the
expected measurement outcomes produce a characteristic staircase
paern that is highly sensitive to gate errors (red line in Fig. 3). In
the two-qubit AllXY experiment, the control pulses are applied on
each qubit simultaneously. e sequence is modied to distinguish
the qubits on which it is applied: each gate pair in the sequence
is repeated on the rst qubit while the entire sequence is repeated
on the second qubit. e delity of qubit to the |1〉 state can be
extracted by averaging the measurement results for each gate pair
over N rounds and correcting for readout errors. e eQASM pro-
gram for one routine of this experiment is shown in Fig. 3. Figure 11
shows the nal measurement result of the entire experiment (blue
dots), which matches well with the expectation (red line). is
demonstrates that the timing control, SOMQ, and VLIW of eQASM
work properly in the experiment.
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Fig. 11. Two-qubitAllXY result, corrected for readout errors.
0 250 500 750 1000 1250 1500 1750 2000
Number of Clifford Gates
0.1
0.0
0.1
0.2
0.3
0.4
0.5
0.6
F |
1
(320ns)=0.71%
(160ns)=0.35%
(80ns)=0.20%
(40ns)=0.12%
(20ns)=0.10%
320 ns
160 ns
80 ns
40 ns
20 ns
0 20 40 60 80 100
0.00
0.05
0.10
0.15
Fig. 12. Single-qubit randomized benchmarking results for
dierent intervals between gates. Dashed line indicates a
10% error rate for visual reference.
To evaluate the impact of the timing of operations on the error
rate, we use single-qubit randomized benchmarking, a technique
that can estimate the average error rate for a set of operations under
a very general noise model [49, 50]. In this experiment, a sequence
of k random Cliord gates are applied on a qubit initialized in the
|0〉 state. Before measurement, a Cliord is chosen that inverts all
preceding operations so that the qubit should end up in the |0〉 state
with survival probability p(k). By performing this experiment for
dierent k and averaging over many randomizations, the Cliord
delity FCl can be extracted from the exponential decay. Because
each Cliord gate is decomposed into primitive x- and y-rotations
the gate count is increased by 1.875 on average. e average error
rate per gate, ϵ , is then calculated as ϵ = 1 − F 1/1.875Cl .
Single-qubit randomized benchmarking was performed for dif-
ferent intervals between the starting points of consecutive gates
(320, 160, 80, 40, and 20 ns). As shown in Fig. 12, the average error
per gate decreases by a factor of ∼ 7, from 0.71% to 0.10% when
decreasing the interval from 320 ns to 20 ns. is demonstrates the
signicant impact of timing on the delity of the nal computation
result, which substantiates the requirement of explicit specication
of timing at QISA level to enable platform-specic optimization
and especially scheduling by the compiler.
Fast conditional execution is veried by the active qubit reset
experiment with qubit 2 using the code as shown in Fig. 4. We nd
the probability of measuring the qubit in the |0〉 state aer condi-
tionally applying the C_X gate to be 82.7%, limited by the readout
delity. We veried CFC by connecting the Central Controller and
the UHFQC. e eQASM program used is shown in Fig. 5. e
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UHFQC is programmed to generate alternative mock measurement
results for qubit 0. e alternation between X and Y operations
is veried by detecting the output digital signals using an oscillo-
scope. We also measured the feedback latency of fast conditional
execution and CFC, which are ∼ 92 ns and ∼ 316 ns, respectively.
e feedback latency is dened as the time between sending the
measurement result into the Central Controller and receiving the
digital output based on the feedback from the Central Controller.
As a proof of concept of performing quantum algorithms using
eQASM, we executed a two-qubit Grover’s search algorithm [54, 55].
e algorithmic delity, i.e., correcting for readout indelity, is
found to be 85.6% using quantum tomography with maximum
likelihood estimation. is delity is limited by the CZ gate.
6 CONCLUSION
In this paper, we have proposed eQASM, a QISA that can be directly
executed on a control microarchitecture aer instantiation. With
runtime feedback, eQASM supports full quantum program ow
control at the (micro)architecture level [6, 16]. With ecient tim-
ing specication, SOMQ execution, and VLIW architecture, eQASM
alleviates the quantum operation issue rate problem, presenting
beer scalability than MIS. antum operations in eQASM can
be congured at compile time instead of QISA design time, which
can support uncalibrated or uncommon operations, leaving am-
ple space for compiler-based optimization. Low-level hardware
information mainly appears in the binary of a particular eQASM
instantiation, which makes eQASM assembly expressive. It is worth
noting that by removing the timing information in the eQASM de-
scription, the quantum semantics of the program can be kept and
further converted into another executable format targeting another
hardware platform.
As validation, eQASM was instantiated into a 32-bit instruction
set targeting a seven-qubit superconducting quantum chip, and
implemented using a quantum microarchitecture. eQASM was ver-
ied by several experiments with this microarchitecture performed
on a two-qubit chip. e eciency improvement observed in using
eQASM to control quantum experiments broadens the scope of
application of quantum assemblies.
Future work will include performing verifying comprehensive
feedback control with qubits and controlling the originally tar-
geted seven-qubit superconducting quantum processor with the
implemented microarchitecture. Also, it will be interesting to in-
stantiate eQASM to control other quantum processors, including
superconducting quantum processors with a dierent quantum
chip topology, and altogether dierent quantum hardware, such as
spins in quantum dots [56], nitrogen vacancy centers [57].
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